spi_master.c 9.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329
  1. /* Copyright 2020 Nick Brassel (tzarc)
  2. *
  3. * This program is free software: you can redistribute it and/or modify
  4. * it under the terms of the GNU General Public License as published by
  5. * the Free Software Foundation, either version 3 of the License, or
  6. * (at your option) any later version.
  7. *
  8. * This program is distributed in the hope that it will be useful,
  9. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. * GNU General Public License for more details.
  12. *
  13. * You should have received a copy of the GNU General Public License
  14. * along with this program. If not, see <https://www.gnu.org/licenses/>.
  15. */
  16. #include "spi_master.h"
  17. #include "timer.h"
  18. static bool spiStarted = false;
  19. #if SPI_SELECT_MODE == SPI_SELECT_MODE_NONE
  20. static pin_t currentSlavePin;
  21. #endif
  22. static SPIConfig spiConfig;
  23. __attribute__((weak)) void spi_init(void) {
  24. static bool is_initialised = false;
  25. if (!is_initialised) {
  26. is_initialised = true;
  27. // Try releasing special pins for a short time
  28. gpio_set_pin_input(SPI_SCK_PIN);
  29. if (SPI_MOSI_PIN != NO_PIN) {
  30. gpio_set_pin_input(SPI_MOSI_PIN);
  31. }
  32. if (SPI_MISO_PIN != NO_PIN) {
  33. gpio_set_pin_input(SPI_MISO_PIN);
  34. }
  35. chThdSleepMilliseconds(10);
  36. #if defined(USE_GPIOV1)
  37. palSetPadMode(PAL_PORT(SPI_SCK_PIN), PAL_PAD(SPI_SCK_PIN), SPI_SCK_PAL_MODE);
  38. if (SPI_MOSI_PIN != NO_PIN) {
  39. palSetPadMode(PAL_PORT(SPI_MOSI_PIN), PAL_PAD(SPI_MOSI_PIN), SPI_MOSI_PAL_MODE);
  40. }
  41. if (SPI_MISO_PIN != NO_PIN) {
  42. palSetPadMode(PAL_PORT(SPI_MISO_PIN), PAL_PAD(SPI_MISO_PIN), SPI_MISO_PAL_MODE);
  43. }
  44. #else
  45. palSetPadMode(PAL_PORT(SPI_SCK_PIN), PAL_PAD(SPI_SCK_PIN), SPI_SCK_FLAGS);
  46. if (SPI_MOSI_PIN != NO_PIN) {
  47. palSetPadMode(PAL_PORT(SPI_MOSI_PIN), PAL_PAD(SPI_MOSI_PIN), SPI_MOSI_FLAGS);
  48. }
  49. if (SPI_MISO_PIN != NO_PIN) {
  50. palSetPadMode(PAL_PORT(SPI_MISO_PIN), PAL_PAD(SPI_MISO_PIN), SPI_MISO_FLAGS);
  51. }
  52. #endif
  53. spiStop(&SPI_DRIVER);
  54. spiStarted = false;
  55. }
  56. }
  57. bool spi_start(pin_t slavePin, bool lsbFirst, uint8_t mode, uint16_t divisor) {
  58. if (spiStarted) {
  59. return false;
  60. }
  61. #if SPI_SELECT_MODE != SPI_SELECT_MODE_NONE
  62. if (slavePin == NO_PIN) {
  63. return false;
  64. }
  65. #endif
  66. #if !(defined(WB32F3G71xx) || defined(WB32FQ95xx))
  67. uint16_t roundedDivisor = 2;
  68. while (roundedDivisor < divisor) {
  69. roundedDivisor <<= 1;
  70. }
  71. if (roundedDivisor < 2 || roundedDivisor > 256) {
  72. return false;
  73. }
  74. #endif
  75. #if defined(K20x) || defined(KL2x)
  76. spiConfig.tar0 = SPIx_CTARn_FMSZ(7) | SPIx_CTARn_ASC(1);
  77. if (lsbFirst) {
  78. spiConfig.tar0 |= SPIx_CTARn_LSBFE;
  79. }
  80. switch (mode) {
  81. case 0:
  82. break;
  83. case 1:
  84. spiConfig.tar0 |= SPIx_CTARn_CPHA;
  85. break;
  86. case 2:
  87. spiConfig.tar0 |= SPIx_CTARn_CPOL;
  88. break;
  89. case 3:
  90. spiConfig.tar0 |= SPIx_CTARn_CPHA | SPIx_CTARn_CPOL;
  91. break;
  92. }
  93. switch (roundedDivisor) {
  94. case 2:
  95. spiConfig.tar0 |= SPIx_CTARn_BR(0);
  96. break;
  97. case 4:
  98. spiConfig.tar0 |= SPIx_CTARn_BR(1);
  99. break;
  100. case 8:
  101. spiConfig.tar0 |= SPIx_CTARn_BR(3);
  102. break;
  103. case 16:
  104. spiConfig.tar0 |= SPIx_CTARn_BR(4);
  105. break;
  106. case 32:
  107. spiConfig.tar0 |= SPIx_CTARn_BR(5);
  108. break;
  109. case 64:
  110. spiConfig.tar0 |= SPIx_CTARn_BR(6);
  111. break;
  112. case 128:
  113. spiConfig.tar0 |= SPIx_CTARn_BR(7);
  114. break;
  115. case 256:
  116. spiConfig.tar0 |= SPIx_CTARn_BR(8);
  117. break;
  118. }
  119. #elif defined(HT32)
  120. spiConfig.cr0 = SPI_CR0_SELOEN;
  121. spiConfig.cr1 = SPI_CR1_MODE | 8; // 8 bits and in master mode
  122. if (lsbFirst) {
  123. spiConfig.cr1 |= SPI_CR1_FIRSTBIT;
  124. }
  125. switch (mode) {
  126. case 0:
  127. spiConfig.cr1 |= SPI_CR1_FORMAT_MODE0;
  128. break;
  129. case 1:
  130. spiConfig.cr1 |= SPI_CR1_FORMAT_MODE1;
  131. break;
  132. case 2:
  133. spiConfig.cr1 |= SPI_CR1_FORMAT_MODE2;
  134. break;
  135. case 3:
  136. spiConfig.cr1 |= SPI_CR1_FORMAT_MODE3;
  137. break;
  138. }
  139. spiConfig.cpr = (roundedDivisor - 1) >> 1;
  140. #elif defined(WB32F3G71xx) || defined(WB32FQ95xx)
  141. if (!lsbFirst) {
  142. osalDbgAssert(lsbFirst != FALSE, "unsupported lsbFirst");
  143. }
  144. if (divisor < 1) {
  145. return false;
  146. }
  147. spiConfig.SPI_BaudRatePrescaler = (divisor << 2);
  148. switch (mode) {
  149. case 0:
  150. spiConfig.SPI_CPHA = SPI_CPHA_1Edge;
  151. spiConfig.SPI_CPOL = SPI_CPOL_Low;
  152. break;
  153. case 1:
  154. spiConfig.SPI_CPHA = SPI_CPHA_2Edge;
  155. spiConfig.SPI_CPOL = SPI_CPOL_Low;
  156. break;
  157. case 2:
  158. spiConfig.SPI_CPHA = SPI_CPHA_1Edge;
  159. spiConfig.SPI_CPOL = SPI_CPOL_High;
  160. break;
  161. case 3:
  162. spiConfig.SPI_CPHA = SPI_CPHA_2Edge;
  163. spiConfig.SPI_CPOL = SPI_CPOL_High;
  164. break;
  165. }
  166. #elif defined(MCU_RP)
  167. if (lsbFirst) {
  168. osalDbgAssert(lsbFirst == false, "RP2040s PrimeCell SPI implementation does not support sending LSB first.");
  169. }
  170. // Motorola frame format and 8bit transfer data size.
  171. spiConfig.SSPCR0 = SPI_SSPCR0_FRF_MOTOROLA | SPI_SSPCR0_DSS_8BIT;
  172. // Serial output clock = (ck_sys or ck_peri) / (SSPCPSR->CPSDVSR * (1 +
  173. // SSPCR0->SCR)). SCR is always set to zero, as QMK SPI API expects the
  174. // passed divisor to be the only value to divide the input clock by.
  175. spiConfig.SSPCPSR = roundedDivisor; // Even number from 2 to 254
  176. switch (mode) {
  177. case 0:
  178. spiConfig.SSPCR0 &= ~SPI_SSPCR0_SPO; // Clock polarity: low
  179. spiConfig.SSPCR0 &= ~SPI_SSPCR0_SPH; // Clock phase: sample on first edge
  180. break;
  181. case 1:
  182. spiConfig.SSPCR0 &= ~SPI_SSPCR0_SPO; // Clock polarity: low
  183. spiConfig.SSPCR0 |= SPI_SSPCR0_SPH; // Clock phase: sample on second edge transition
  184. break;
  185. case 2:
  186. spiConfig.SSPCR0 |= SPI_SSPCR0_SPO; // Clock polarity: high
  187. spiConfig.SSPCR0 &= ~SPI_SSPCR0_SPH; // Clock phase: sample on first edge
  188. break;
  189. case 3:
  190. spiConfig.SSPCR0 |= SPI_SSPCR0_SPO; // Clock polarity: high
  191. spiConfig.SSPCR0 |= SPI_SSPCR0_SPH; // Clock phase: sample on second edge transition
  192. break;
  193. }
  194. #else
  195. spiConfig.cr1 = 0;
  196. if (lsbFirst) {
  197. spiConfig.cr1 |= SPI_CR1_LSBFIRST;
  198. }
  199. switch (mode) {
  200. case 0:
  201. break;
  202. case 1:
  203. spiConfig.cr1 |= SPI_CR1_CPHA;
  204. break;
  205. case 2:
  206. spiConfig.cr1 |= SPI_CR1_CPOL;
  207. break;
  208. case 3:
  209. spiConfig.cr1 |= SPI_CR1_CPHA | SPI_CR1_CPOL;
  210. break;
  211. }
  212. switch (roundedDivisor) {
  213. case 2:
  214. break;
  215. case 4:
  216. spiConfig.cr1 |= SPI_CR1_BR_0;
  217. break;
  218. case 8:
  219. spiConfig.cr1 |= SPI_CR1_BR_1;
  220. break;
  221. case 16:
  222. spiConfig.cr1 |= SPI_CR1_BR_1 | SPI_CR1_BR_0;
  223. break;
  224. case 32:
  225. spiConfig.cr1 |= SPI_CR1_BR_2;
  226. break;
  227. case 64:
  228. spiConfig.cr1 |= SPI_CR1_BR_2 | SPI_CR1_BR_0;
  229. break;
  230. case 128:
  231. spiConfig.cr1 |= SPI_CR1_BR_2 | SPI_CR1_BR_1;
  232. break;
  233. case 256:
  234. spiConfig.cr1 |= SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0;
  235. break;
  236. }
  237. #endif
  238. spiStarted = true;
  239. #if SPI_SELECT_MODE == SPI_SELECT_MODE_NONE
  240. currentSlavePin = slavePin;
  241. #endif
  242. #if SPI_SELECT_MODE == SPI_SELECT_MODE_PAD
  243. spiConfig.ssport = PAL_PORT(slavePin);
  244. spiConfig.sspad = PAL_PAD(slavePin);
  245. gpio_set_pin_output(slavePin);
  246. #elif SPI_SELECT_MODE == SPI_SELECT_MODE_NONE
  247. if (slavePin != NO_PIN) {
  248. gpio_set_pin_output(slavePin);
  249. }
  250. #else
  251. # error "Unsupported SPI_SELECT_MODE"
  252. #endif
  253. spiStart(&SPI_DRIVER, &spiConfig);
  254. spiSelect(&SPI_DRIVER);
  255. #if SPI_SELECT_MODE == SPI_SELECT_MODE_NONE
  256. if (slavePin != NO_PIN) {
  257. gpio_write_pin_low(slavePin);
  258. }
  259. #endif
  260. return true;
  261. }
  262. spi_status_t spi_write(uint8_t data) {
  263. uint8_t rxData;
  264. spiExchange(&SPI_DRIVER, 1, &data, &rxData);
  265. return rxData;
  266. }
  267. spi_status_t spi_read(void) {
  268. uint8_t data = 0;
  269. spiReceive(&SPI_DRIVER, 1, &data);
  270. return data;
  271. }
  272. spi_status_t spi_transmit(const uint8_t *data, uint16_t length) {
  273. spiSend(&SPI_DRIVER, length, data);
  274. return SPI_STATUS_SUCCESS;
  275. }
  276. spi_status_t spi_receive(uint8_t *data, uint16_t length) {
  277. spiReceive(&SPI_DRIVER, length, data);
  278. return SPI_STATUS_SUCCESS;
  279. }
  280. void spi_stop(void) {
  281. if (spiStarted) {
  282. #if SPI_SELECT_MODE == SPI_SELECT_MODE_NONE
  283. if (currentSlavePin != NO_PIN) {
  284. gpio_write_pin_high(currentSlavePin);
  285. }
  286. #endif
  287. spiUnselect(&SPI_DRIVER);
  288. spiStop(&SPI_DRIVER);
  289. spiStarted = false;
  290. }
  291. }